


Figure 2



Extractor State Diagram

Figure 4




Figure 5






Figure 6


CMD Processor State Diagram





DMA Read State Diagram

Figure 8



DMA Write State Diagram

Figure 9






Figure 10




EDC State Diagram

Figure 11



EDC Read State Diagram

Figure 12



EDC Write State Diagram

Figure 13